2-days course on “Do-it Right – Basic VMM”

2-days course on “Do-it Right – Basic VMM”

…SystemVerilog framework for creating effective Verification Environment

CVC (www.cvcblr.com) is announcing a new session of its 2-days course on “Do-it Right – Basic VMM” - a step-by-step guide to building scalable, reusable and flexible Verification Environment using VMM.

Duration

Topic

Duration

Quick SystemVerilog refresh

0.5 day

Verification Methodology

1.5 days

The course is structured in a balanced manner with theory and lab sessions tightly embedded in a manner that helps in mastering topics learned so far in the course.

Schedule:

August 12th ,13th at Bangalore

To attend this class, confirm your registration by sending an email to training @ cvcblr.com

Ph: +91-9916176014, +91-80-42134156

Please include the following details in your email:

Name:

Company Name:

Contact Email ID:

Contact Number:

Comments

Popular posts from this blog

Smart one-liner for bit inversion in SystemVerilog

VHDL + PSL action blocks – quick guide

Low Power Verification with UPF made easy - attend this free training