Live from Bangalore CDNLive 2009, sorry for bad formatting – got to fix my OVM code for customer first!

Folks, here is my “trip report” or “Tweet report” from recent CDNLive 2009, Bangalore. I really wish to spend more time in fixing typos, arranging it, consolidating it, summarizing etc. but man it is already 00.49 hours here and I have 2 more hours of OVM debug left for a paying customer, so here you go the “live” tweets from CDNLive!

 

Drop me a note if you have comments, would love to hear them. And if anyone felt offended by this post (especially some of the presenters being criticised, no pun intended, just straight forward, live feedback – that’s it!

 

  1. Ish has been a power user of formal, hybrid and is grilling...1:28 AM Nov 19th from mobile web

  2. Ish Dham from TI is a judge, good pick CDN1:27 AM Nov 19th from mobile web

  3. another good ! - how to qualify formal env? again not a good answer, sorry folks...1:24 AM Nov 19th from mobile web

  4. not a very convincing answer...1:23 AM Nov 19th from mobile web

  5. 6ood Q - how do you use code cov with such mix of formal and sim1:23 AM Nov 19th from mobile web

  6. 80% sim 16 % formal, 4 % by hybrid formal - bugs distribution1:21 AM Nov 19th from mobile web

  7. perhaps user didnt explore tool enough? i hope CDN has tech to identify interesting points to switch to formal from sim..1:18 AM Nov 19th from mobile web

  8. iEV needs user to define time interval or explicit cover point..1:17 AM Nov 19th from mobile web

  9. “explore" or "explode" - presenter has got it confused, messed up. was this not reviewed techbically cdnlive folks??1:16 AM Nov 19th from mobile web

  10. we adopted it in our sva design process chapter1:15 AM Nov 19th from mobile web

  11. nice assertion pattern similar to what Adam recommends in his book..1:14 AM Nov 19th from mobile web

  12. instead of cycle accurate model in TB use assertions and formal1:13 AM Nov 19th from mobile web

  13. round robin arb inside a xdr2 system cant be easily verified via sboard, so used sva + formal1:13 AM Nov 19th from mobile web

  14. ovm integrated into sva action blocks..1:10 AM Nov 19th from mobile web

  15. data integrity at SVTB, inorder, outof order via SVA1:08 AM Nov 19th from mobile web

  16. nice animations, not disturbing, upto the point1:06 AM Nov 19th from mobile web

  17. RAMBUS paper - nice seggregation of "where to check"1:05 AM Nov 19th from mobile web

  18. man... every signal has an agent... never heard it, would never try it either (unless ofcourse if I were to do PV for OVM in a simulator)11:27 PM Nov 18th from mobile web

  19. now to 3rd speaker.. IIT bombay guy..11:25 PM Nov 18th from mobile web

  20. To his credit the speaker is good, has Masters from IIT Madras.. but the real issue is jumping to SV without formal, handson training..11:24 PM Nov 18th from mobile web

  1. onto test-stopping, vmm calls it consensus, I though CDN advises objection mech? from eRM..was very handy indeed..11:23 PM Nov 18th from mobile web

  2. but oh boy, he got seeding and stability wrong right from start.. Sorry my friend..11:21 PM Nov 18th from mobile web

  3. next speaker Raghavendra IBM got better colors in his slide11:20 PM Nov 18th from mobile web

  4. IBM 3 speakers in 30 mins... Man, we tried it before, having been there, seen it - does NOT work folks...sorry..11:18 PM Nov 18th from mobile web

  5. Pandy from Beceem is here too..We both seem to know MikeStefflox indirectly..Sure mike is very active in forums..that helps11:15 PM Nov 18th from mobile web

  6. Subir Roy from TI is here, thanked him for our SVA book 2nd ed review of formal verif chapter11:13 PM Nov 18th from mobile web

  7. BTW, readers - pardon me for all those "typos".. micro blogging is too fast to do spell check, sure I can do better though...11:10 PM Nov 18th from mobile web

  8. I can announce a gift for any adudience who can read the slides..11:09 PM Nov 18th from mobile web

  9. We know it is a BIG BLUE company..:-)11:07 PM Nov 18th from mobile web

  10. IBM paper - ppt could have been better "colored" blue bckng, dull yellow text is hardly readable even in row 3!!11:06 PM Nov 18th from mobile web

  11. it gets even better now.. a Hybrid platform, integrate ESL synth with C2Si..looks great (atleast in ppt), I know Nick is talking real10:46 PM Nov 18th from mobile web

  12. a honest admission by Nick - we are swamped with acronyms today..10:43 PM Nov 18th from mobile web

  13. SoC ref platform - no more "hello world, this is verification.."10:42 PM Nov 18th from mobile web

  14. Im really amazed t the manhours CDN has invested in these VKits..not aware of any other vendor doing it at this scale and for FREE!10:40 PM Nov 18th from mobile web

  15. Again a great roadmap this time it is on VKit, covers history too..10:38 PM Nov 18th from mobile web

  16. Perhaps an extension (HUGE one) from VAdvisor of Verisity10:35 PM Nov 18th from mobile web

  17. nick on verif kit... it is free man....10:34 PM Nov 18th from mobile web

  18. Mayank doing the MC..clear cut speech10:32 PM Nov 18th from mobile web

  19. IEV - again the best positioning of formal-dynamic power..kudos CDN!10:30 PM Nov 18th from mobile web

  20. but having a roadmap like this motivates Verif engineers at ground zero, great job Mike!!10:26 PM Nov 18th from mobile web

i must admit CDN has the best roadmap for Verif among vendors, how much every customer needs is different10:25 PM Nov 18th from mobile web

mention of xuropha online VIP access, need to checkit out sometime..10:22 PM Nov 18th from mobile web

When will we see e-block cov for SVTB??10:19 PM Nov 18th from mobile web

new Heap analyzer... interesting, popular gen debugger..10:18 PM Nov 18th from mobile web

dbg - SimVision catching upto Specview...10:17 PM Nov 18th from mobile web

new buzz word - DMS: Digital Mixed Signal, same as AMS?10:16 PM Nov 18th from mobile web

Pandy from Beceem would like it too, we just talked abt it lin recent SVUG here10:15 PM Nov 18th from mobile web

the BIG one - e block coverage, have been waiting for it for almost 10 years..10:14 PM Nov 18th from mobile web

and disabling constraints - great news for EWG members including me/cvc10:13 PM Nov 18th from mobile web

@CDnLive, Mike on roadmap;;; specman 9.2 has named constraints10:12 PM Nov 18th from mobile web

Comments

Post a Comment

Popular posts from this blog

Smart one-liner for bit inversion in SystemVerilog

Recently one of CVC’s successful alumni, Harshal posted a nice challenge for SystemVerilog newcomers. Harshal has gone through our time trusted, long term SystemVerilog course and got placed at Synopsys and his career has been growing ever since. The original post describing the background is at: http://goo.gl/oq4FmF Crux of it was to “reverse the ordering” or change endianness of a bit stream. While a really rudimentary approach would be to do bit-by-bit as in:   bit [7:0] msb_vec, lsb_vec; msb_vec[7] = lsb_vec[0]; msb_vec[6] = lsb_vec[1]; // … While the above works, it is hard to maintain, upgrade for larger sizes etc. He attempted to automate it using Verilog (V2K)’s bit-slicing as in:   msb_vec [(28-i)] = lsb_vec[(0+(i))-:1]; //Bit Slicing logic But hold on, there is even a smarter way in SystemVerilog, use the “bit streaming” operator: $display (" msb_vec: %b reverse: %b", msb_vec, { << {msb_vec} } ); If the array was unppacked, there is a built-in array.reverse() ...
Read more

VHDL + PSL action blocks – quick guide

Image
For those VHDL folks exploring advanced verification techniques such as ABV (Assertion Based Verification), here is some trick for you all! A many of you would be aware VHDL 2008 standard incorporated IEEE 1850 PSL (VHDL flavor) in it and much before that EDA tools supported PSL + VHDL as a good combination. One of the earliest tutorials on PSL and most widely read one is available @ http://www.project-veripage.com/psl_tutorial_1.php and was authored by our CEO Mrs. Ajeetha Kumari. As it can be seen in the tutorial PSL makes ABV adoption really simple and effective and leads to immediate benefits to the design verification cycle. One of the not-so-uncommon requirements from user community of VJDL + PSL is the ability to refer to PSL events/status from within VHDL Testbench code. This could then be used for PASS/AIL detection, coverage etc. A nice trick in PSL is to use “endpoints”.  Now coming to specific syntax, there are2 variants – in Accellera version of PSL, endpoint was a...
Read more

Low Power Verification with UPF made easy - attend this free training

CVC, world leader in VLSI training is glad to bring a free session on Low Power Verification with UPF. Come and join us for a free, half-day event to learn about UPF (Unified Power Format) IEEE 1801 standard. We will start from basics, present key low power concepts and then move onto how using Static tools such as Cadence CLP (Conformal Low Power) and Mentor Graphics' Questa can find low power related bugs. Schedule: Session 1 - Aug 24th,  2019, Saturday 11AM to 1 PM -Register via:  https://tinyurl.com/upfclp  Session 2 - Aug 28th, 2019, Wednesday 11AM to 1 PM
Read more