True spirit of “ecosystem” as seen at SNUG India DCE 2011

If you’ve missed being at SNUG India DCE 2011 – you’ve truly missed out the high spirits of a great ambience, great food and even greater freebies flowing in from all the participating companies – ranging from bags, pens, mugs, Android Phones, quick reference guides (SVA, UVM), Apple iPods, iTouch, and believe-it-or-not – the all new iPhone4 and of-course the best of all, the popular and most useful SystemVerilog books in the earth: SystemVerilog Assertions, 2nd edition (with IEEE 1800-2009 updates), Pragmatic Approach to VMM adoption and the PSL, IEEE 1850, now part of VHDL- 1076-2009.

TeamCVC’s booth was naturally focused on our core strength, some of the most popular Advanced Verification trainings in India and soon more globally too:

2011-06-23 18.57.06 2011-06-23 19.03.19 2011-06-23 19.15.14

Given the vibrant ecosystem with 22+ participating companies setting up their booths, the ambience was amazing, electrifying and something that Leela Palace “GRAND Ballroom” was literally struggling to cope-up with. There were more than dozen folks mentioning it during the day:

Man, this is crazy, next year perhaps they should find a bigger place

And some suggestions were out for free from some audience too (if Synopsys wants to take tips :-) ):

Coming back to the 2011 event, the attendance at CVC booth was way above average, given the ideal location that one could have asked for – just right at the entrance and opposite to the “most happening” place in the DCE – i.e. the SNUG Prize booth – after all the iPhone/iPad’s were being handed out there, where else would you be?

Here are users eagerly waiting to hear “Who won the iPod” man..

2011-06-23 18.56.22 2011-06-23 18.56.30

At CVC we strongly believe that it is our “employees” that make the brand TeamCVC so unique and exclusive. With innovative business model that beats the attrition – we have a well established flow (See for our EIC at www.cvcblr.com/trainings) through which we are able to churn out VLSI professionals from fresh B.E. & M.Tech graduates – many fresh from their college. Here is our young army of VLSI folks all raring to go at problems that are just aptly being demonstrated at places such as SNUG!

 

23062011314 23062011313

 

And what is a better way to reward our TeamCVC booth attendees than providing them free books, calendar, SVA Quick reference guide and an invitation to join the IEEE-SA India initiative https://mentor.ieee.org/stds-india/bp/StartPage

23062011318 23062011315 23062011317

 

Congratulations to all the winners and thanks for your continued patronage. Together WE can make the Indian VLSI ecosystem the BEST in the world!

Comments

Post a Comment

Popular posts from this blog

Smart one-liner for bit inversion in SystemVerilog

Recently one of CVC’s successful alumni, Harshal posted a nice challenge for SystemVerilog newcomers. Harshal has gone through our time trusted, long term SystemVerilog course and got placed at Synopsys and his career has been growing ever since. The original post describing the background is at: http://goo.gl/oq4FmF Crux of it was to “reverse the ordering” or change endianness of a bit stream. While a really rudimentary approach would be to do bit-by-bit as in:   bit [7:0] msb_vec, lsb_vec; msb_vec[7] = lsb_vec[0]; msb_vec[6] = lsb_vec[1]; // … While the above works, it is hard to maintain, upgrade for larger sizes etc. He attempted to automate it using Verilog (V2K)’s bit-slicing as in:   msb_vec [(28-i)] = lsb_vec[(0+(i))-:1]; //Bit Slicing logic But hold on, there is even a smarter way in SystemVerilog, use the “bit streaming” operator: $display (" msb_vec: %b reverse: %b", msb_vec, { << {msb_vec} } ); If the array was unppacked, there is a built-in array.reverse() ...
Read more

SystemVerilog Soft constraints usage in `uvm_do_with macro

Image
Recently we were asked a good & interesting question: How do I use "soft constraint" in the macro `uvm_do_with? What would be the syntax? I say this is a good & interesting b'cos of 2 things: 1. The SV LRM doesn't give an explicit example for this (it is fine, not that it should, LRM is not a textbook) 2. The use case should be considered (This specific user had a good need - for automatic coverage closure - or ACC). Now quickly jumping to solution, based on our SystemVerilog 2012 tutorial that our CEO Ajeetha delivered at IIT Mumbai earlier in 2014 ( http://on.fb.me/1yfcBSx ), here is a code snippet: For those who need a quick background on what are soft constraints , see: http://www.cvcblr.com/blog/?p=629   Now with 3 major EDA vendors supporting this syntax, you should leverage on this more!
Read more

Easier PLI integration with MPSim

Image
Several engineers working and aspiring to work in the field of ASIC front-end design/verification tend to stay away from Verilog’s powerful PLI/VPI – some of them because they see it as old technology and many others – simply “FEAR” from it, thanks to its complex integration with the tools. For those who believe it is old technology – think again, most of the cutting edge EDA innovations (in front end) happening around verification use Verilog’s PLI/VPI to talk to your underlying simulator. To quote a few examples: NextOp /Atrenta’s BugScope   Novas’s Verdi/Debussy Axiom’s @Designer http://www.axiom-da.com (Debugger that can work with all standard Verilog simulators) Trek from Brekersystems ( www.brekersystems.com ) OnPoint from vennsa-da.com Now for those who “fear” from VPI due to its integration challenges – to be fair – you’ve reasons to do so. However advanced functional verification solutions such as VCS, MPSim ( http://www.axiom-da.com ) provide a...
Read more