CVC (www.cvcblr.com)’s EIC rocks – from fresh grad to Semiconductor professional in 4 months

Yet another successful Incubation product from CVC, Praveen is now a CAE with Synopsys Hyderabad! Read what he has to say about TeamCVC @

http://in.linkedin.com/in/cvcblr 

image

Comments

Post a Comment

Popular posts from this blog

SystemVerilog OVM’s apply_config_settings – why & were?

Arayik Babayan, a friend of mine from Armenia asked me what is the use of “apply_config_settings” in OVM. As you may be aware SystemVerilog is a flexible language that can be used for building highly configurable and scalable verification environments. OVM adds a great deal of capabilities on top of plain “system verilog” to make it lot easier to handle that task. One of them is the configuration interface mechanism – usually we use set_config* and get_config* stuff. Internally OVM’s build() takes care of “applying” these settings. automatically usually. What if you want to change few settings across the env after the build? That’s when you use this apply_config_settings explicitly – it internally calls the set_*local for modified settings and viola – you are ready to go! That’s “advanced OVM” for this week!   Enjoy OVMing.. TeamCVC www.cvcblr.com/blog
Read more

SystemVerilog Assertions’ field-day at Port city of Cochin!

Image
  TeamCVC ( http://in.linkedin.com/in/cvcblr ) is at Cochin, a famous port-city in South India ( http://en.wikipedia.org/wiki/Kochi ) this week on a “Mission SystemVerilog” at a customer site. It is a 4-day program covering: SystemVerilog basics for RTL designers ( http://www.cvcblr.com/trng_profiles/CVC_LG_SVD_profile.pdf )  System Verilog Assertions ( http://www.cvcblr.com/trng_profiles/CVC_LG_SVA_profile.pdf ) SystemVerilog for Verification engineers (VSV: http://www.cvcblr.com/trng_profiles/CVC_LG_VSV_profile.pdf ) The audience is a mix of young, enthusiastic engineers in their early-to-mid career – all very keen to hone their skills on SystemVerilog. Our CTO, Srini ( http://in.linkedin.com/in/svenka3 ) chose to customize the training in a timely manner to get the audience involved and interactive. During Day-2, it was a true “field-day of SystemVerilog Assertions”. Especially when it came to Sequence repetition operators, it was fun all across the roo...
Read more

Pinning down SystemVerilog program block

Image
One of the verification related constructs in the vast SystemVerilog language is the program construct. It is also one of the most debated features as to whether it is needed or not. Sure it is very well supported by all EDA tools, and heavily promoted by Synopsys with their VMM to start with. OVM (from Mentor & Cadence) didn’t advocate it though and in fact they discourage it. With UVM – it is a 50-50 – if you like it, use it, else don’t bother. From a technical perspective we at CVC like the fact that we now have a clear TB-2-DUT separation. We do teach this during our regular VSV training sessions ( http://www.cvcblr.com/trng_profiles/CVC_LG_VSV_profile.pdf ). Here comes a 2-minute run-down on this nice feature. Let’s look at some code:   Line 6: #10 DUT ‘reads” a signal named “sig_1”. Line 14: #10 TB “drives” the same signal “sig_1” (They are connected, not shown above) Consider that the above “write” and “read” to the signal were done on “module” scope – t...
Read more