Jobs: Analog Mixed signal Design & Verification engineer, Bangalore, 5+ years

One of our customers is looking for a senior (5+ yrs)/lead designer with analog mixed signal simulation background.

In future he/she might have to do some analog design and develop the team in Bangalore.

If interested send CV to career@cvcblr.com

Comments

Post a Comment

Popular posts from this blog

SystemVerilog Assertions’ field-day at Port city of Cochin!

Image
  TeamCVC ( http://in.linkedin.com/in/cvcblr ) is at Cochin, a famous port-city in South India ( http://en.wikipedia.org/wiki/Kochi ) this week on a “Mission SystemVerilog” at a customer site. It is a 4-day program covering: SystemVerilog basics for RTL designers ( http://www.cvcblr.com/trng_profiles/CVC_LG_SVD_profile.pdf )  System Verilog Assertions ( http://www.cvcblr.com/trng_profiles/CVC_LG_SVA_profile.pdf ) SystemVerilog for Verification engineers (VSV: http://www.cvcblr.com/trng_profiles/CVC_LG_VSV_profile.pdf ) The audience is a mix of young, enthusiastic engineers in their early-to-mid career – all very keen to hone their skills on SystemVerilog. Our CTO, Srini ( http://in.linkedin.com/in/svenka3 ) chose to customize the training in a timely manner to get the audience involved and interactive. During Day-2, it was a true “field-day of SystemVerilog Assertions”. Especially when it came to Sequence repetition operators, it was fun all across the roo...
Read more

Pinning down SystemVerilog program block

Image
One of the verification related constructs in the vast SystemVerilog language is the program construct. It is also one of the most debated features as to whether it is needed or not. Sure it is very well supported by all EDA tools, and heavily promoted by Synopsys with their VMM to start with. OVM (from Mentor & Cadence) didn’t advocate it though and in fact they discourage it. With UVM – it is a 50-50 – if you like it, use it, else don’t bother. From a technical perspective we at CVC like the fact that we now have a clear TB-2-DUT separation. We do teach this during our regular VSV training sessions ( http://www.cvcblr.com/trng_profiles/CVC_LG_VSV_profile.pdf ). Here comes a 2-minute run-down on this nice feature. Let’s look at some code:   Line 6: #10 DUT ‘reads” a signal named “sig_1”. Line 14: #10 TB “drives” the same signal “sig_1” (They are connected, not shown above) Consider that the above “write” and “read” to the signal were done on “module” scope – t...
Read more

Did you miss multiple-inheritance in SystemVerilog?

Image
As some of our customers ask during our advanced SystemVerilog/UVM training sessions, SystemVerilog doesn’t allow multiple-inheritance. Or to be precise “DID NOT have”, now in SV-2012/2013 it does! For those yet to get there – here is  a quick recap:     Simple inheritance                  Few derived classes             One can of-course “derive” from another “derived class” too, as-in:   This is used widely in good System Verilog code and in general any OOP code. UVM uses this a lot as many of you who have been fortunate to have attended our popular UVM training sessions ( http://www.cvcblr.com/trainings ) across the world (Yes, we have delivered across India, various cities, across the globe as in Europe, Asia etc.). However what was not allowed in older SystemVerilog (2005/2009) is: Multiple inheritance, as in:...
Read more